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In this proceedings we discuss the motivation, implementation details, and performance of a new
physics code base called Grid. It is intended to be more performant, more general, but similar
in spirit to QDP++[6]. Our approach is to engineer the basic type system to be consistently fast,
rather than bolt on a few optimised routines, and we are attempt to write all our optimised routines
directly in the Grid framework. It is hoped this will deliver best known practice performance
across the next generation of supercomputers, which will provide programming challenges to
traditional scalar codes.
We illustrate the programming patterns used to implement our goals, and advances in productivity
that have been enabled by using new features in C++11.
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Grid: A next generation C++ library for data parallel QCD
In this proceedings we discuss the motivation, implementation details, and performance of
a new physics code base called Grid. It is intended to be more performant, more general, but
similar in spirit to QDP++[6]. Although low level code details are given in this proceedings, this is
intended to convey internal implementation techniques that bring Grid high performance, and not
the high level programming interface itself.
1. The evolution of computer architectures
Both engineering constraints and basic physics conspired to ensure that the modern supercom-
puter architectures must involve ever growing levels parallelism, which come in multiple forms.
Common programming paradigms include ad-hoc admixtures of message passing, threading and
single instruction multiple data (SIMD) vector parallelism. There is, unfortunately, no good or
universal approach to programming such systems and an ever increasing burden is being placed on
the programmer to efficiently schedule instructions to multiple execution units in parallel, see for
example Table 11. The Cori, Theta and Aurora systems planned in the (known) US roadmap all
employ many-core processors with very wide vector lengths. Existing code bases must be reengi-
neered for performance, and we believe this may require a complete refresh of Lattice QCD codes
since, for reasons we explain below, the layout of all data structures must be modified.
Core simd Year Vector bits SP flops/clock/core cores flops/clock
Pentium III SSE 1999 128 3 1 3
Pentium IV SSE2 2001 128 4 1 4
Core2 SSE2/3/4 2006 128 8 2 16
Nehalem SSE2/3/4 2008 128 8 10 80
Sandybridge AVX 2011 256 16 12 192
Haswell AVX2 2013 256 32 18 576
KNC IMCI 2012 512 32 64 2048
KNL AVX512 2016 512 64 72 4608
Skylake AVX512 - 512 64 - O(2000)
Table 1: The growth in parallel execution resources of one of several semiconductor vendors versus time[1,
3]. Moore’s ”law” for transistor count (while it remains true) guarantees increasing numbers of execution
units, but it does not guarantee that individual execution units increase in speed. This is manifest in the
growth of flops/clock over time, and the programming challenge in scheduling O(4000) operations per cycle
is clearly inordinately greater than that presented only 15 years ago. This places a growing burden on the
programmer to exploit hardware efficiently.
In this paper we present a new physics library, called “Grid” that employs a high level data
parallel approach while using a number of techniques to target multiple types of parallelism. The
library currently supports MPI, OpenMP and short vector parallelism. The SIMD instructions sets
covered include SSE, AVX, AVX2, FMA4, IMCI and AVX512. Planned support includes OpenMP
4.0 based offload to accelerators and ARM Neon vector instructions.
As with the QDP++ library[6], and other forms of data parallel programming, the key obser-
vation is that by specifying high level data parallel constructs in the programming interface, the
1only consumer chips with the Skylake architecture are presently available and lack AVX512 support.
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details of the subdivision of these operations across underlying forms of parallelism may be ob-
scured and implemented “under the hood” thus relieving the programmer of the burden. However,
a key difference between our new library and QDP++ is that both threading and SIMD operations
are very efficiently and consistently supported.
It is by now well understood how to approach MPI parallelism in QCD. QCD simulations use
regular cartesian (four dimensional) meshes, which can be domain decomposed. When the map-
ping of a simulation grid to the MPI processor grid is uniform, load balancing is perfect and weak
scaling performance is limited only by the halo exchange communication and global reduction op-
erations. Great scalability and very high application performance can be achieved in systems with
high dimensional toroidal or hypercubic topologies[7].
Hybrid OpenMP and MPI applications are increasingly required to avoid redundant in memory
copies when messages are passed internally in nodes with multiple cores. Further, MPI memory
overhead grows with the number of MPI ranks, and this is reduced when hybrid programmes are
used. Existing packages, such as CPS, BFM and QDP++ [4, 5, 6] have been updated with varying
levels of some support for hybrid thread and message passing since many modern systems such as
IBM BlueGene/Q [7, 10] and Cray XC30 systems have up to 32 cores per node.
In contrast, updating an existing package to support SIMD parallelisation can be difficult, as
we explain in the following sections where we introduce a suite of techniques and strategies used
by Grid to achieve portable performance on QCD codes.
1.1 SIMD exploitation
Exploiting locality is a familiar optimisation strategy in the field of computer architecture.
The aim is to accelerate the most common usage cases, while merely correctly executing the less
common cases without particular efficiency goals. Caches, for example, make good use of both
spatial locality of data reference (accessing several memory elements in the same cacheline is
fast because a whole cacheline is transferred at once), and of temporal locality of data reference
(accessing a memory element repeatedly is accelerated). SIMD brings a much more restrictive
form of locality optimisation. Specifically, the same operation must be performed pairwise on
adjacent elements of contiguous (aligned) vectors. The vector length and available operation types
vary greatly between architectures.
2. Grid design patterns
The first strategy employed by Grid is the abstraction of vector operations using modern
C++11. Modern compilers support architecture dependent vector operations using a construct
known as “intrinsic” functions [9]. These are accessed via a system dependent header file, such as
<immintrin.h>. Tying a large code base to such a platform dependent construct is clearly the
mother of all programming evils, and we advance a strategy for doing this in a minimally invasive
and easily retargettable way.
We create C++ vector data type classes, vRealF, vRealD, vComplexF, vComplexD and
vInteger. On a scalar architecture these could simply wrap the corresponding builtin datatypes.
Grid localises a modest number of compiler intrinsic sequences implementing the arithmetic oper-
ations for each target for the vector classes in overloaded inline operator functions, enabling
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1. The majority of code to be written using a platform independent interface.
2. The compile time inlining, removal of all functions, and replacement with optimal sequences
of assembler operations under reasonable programmer control
3. The vector length varies as dictated by the architecture; all code depending on the vector
length access the information from a class member function Nsimd() and this is used to
parameterise optimisations and layout transformations. This contrasts to approaches taken
by, for example, the BOOST SIMD library where the vector length is dictated by user code
independent of the target architecture[13].
4. Porting to a new SIMD architecture requires only about 300 lines of code.
We would like to acknowledge useful conversations with a (games) compiler company, CodePlay,
located in Edinburgh who advised us that the games industry has widely adopted these techniques
for the encoding of Pauli matrix operations and combined them with the LLVM compiler which
recognises and preserves intrinsic semantics through the optimisation phases. In particular this
helps greatly with retaining information in CPU registers.
Semantically, the implementation of the abstracted vector proceeds as follows:
#if defined (SSE2)
typedef __m128 zvec;
#endif
#if defined (AVX1) || defined (AVX2)
typedef __m256 zvec;
#endif
#if defined (AVX512)
typedef __m512 zvec;
#endif
class vComplexD {
zvec v;
// Define arithmetic operators
friend inline vComplexD operator + (vComplexD a, vComplexD b);
friend inline vComplexD operator - (vComplexD a, vComplexD b);
friend inline vComplexD operator * (vComplexD a, vComplexD b);
friend inline vComplexD operator / (vComplexD a, vComplexD b);
static int Nsimd(void);
}
Here the arithmetic operators are inline functions that, depending on architecture, implement
the appropriate sequence of intrinsic vector functions. We have made reference to the Intel opti-
misation guides for optimal sequences for complex arithmetic operators. However, the actual im-
plementation, present in lib/simd/Grid_vector_types.h makes extensive use of C++11
and type traits: the presentation above is somewhat simplified for the purposes of clarity.
2.1 Generating optimal small matrix-vector code
We may now pause to think about the based way to use such vector types for lattice QCD
calculations. Since Nc = 3, one is clearly facing an impossible challenge to make use of 512 bit
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vectors in the computation with naturally ordered data composed of 3× 3 matrices, since each
contiguous vector is of length 8 single precision complex numbers.
More generally, even if one considers the (irrelevant for QCD, but relevant for finite element
codes) limit where the SIMD vector length exactly divides the matrix rank, one will still strug-
gle (even with out considering sparse transpose operations) because if we consider the naturally
optimal approach for matrix × vector of loading rows of the matrix, and segments of the column
vector into SIMD registers, and accumulating a SIMD vector containing partial contributions to
the matrix-vector product, one is left with the requirement to horizontally add the elements of the
SIMD summation vector at the end of the row. This horizontal summation sequence necessarily is a
log2 reduction with serial dependencies requiring the payment of multiple pipeline latency delays.
A key observation in the strategy adopted by Grid is that if we attempt to perform many small
matrix-vector products at the same time then, providing we interleave the elements of different ma-
trices and the corresponding vectors in consecutive SIMD lanes, we may perform Nsimd() ma-
trix vector products in parallel with perfect SIMD efficiency. Using C++ template techniques one
can write code that looks the fundamentally the same whether one is performing a single, scalar
matrix-vector product or instead several at a time. Consider the following
inline template<int N, class simd>
void matmul( simd *x, simd *y, simd *z)
{
for(int i=0;i<N;i++){
for(int j=0;j<N;j++){
x[i] = x[i]+y[i*N+j]*z[j];
}
}
}
Here, the underlying type simd is a template parameter. One could pass in the template pa-
rameter simd = float and obtain a standard scalar matrix-vector multiply. On the other
hand, passing in a Grid vector type as the template parameter has the effect of widening the basic
datum to 128, 256, or 512 bits depending on architecture and the same routine will equally and
automatically perform four, eight or sixteen matrix vector products in parallel. There is no need to
horizontally add across SIMD lanes, and no impact of pipeline latency beyond any seen by scalar
code. The vector code is essentially identical to scalar code, except that sizeof(double) appears to
have grown to 128/256/512 bits. As a result the routine is automatically 100% SIMD efficient.
SIMD interleave
= x
Reduction of vector sum
is bottleneck for small N
Vector = Matrix x Vector
Many vectors = many matrices  x many vectors
No reduction or SIMD lane
crossing operations.
SIMD interleave
= x
Reduction of vector sum
is bottleneck for small N
Vector = Matrix x Vector
Many vectors = many matrices  x many vectors
No reduction or SIMD lane
crossing operations.
Figur 1: Two different approaches to SIMD accelerating matrix-vector products. The left approach
suffers from long latency operations when horizonally adding a summation register (in addition to the fact
that increasing vector lengths do not typically neatly divide the index ranks of QCD fields), while the right
hand approach to performing many of these operations does not.
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Further, the integer template parameter N is known at compile time. Loops are automatically
unrolled by modern versions of GCC, Clang/LLVM and Intel’s compilers. Evidence will presented
later demonstrating that high fractions of peak performance, of order 65% on cache resident data,
are achievable on modern Intel processors.
2.2 Data parallelism and cartesian layout transformation
Exposing arbitrary wide levels of appropriately aligned SIMD operations is a challenge. How-
ever it has a historical (but non-obvious solution). As long ago as the 1980’s data parallel languages
such as Connection Machine Fortran and High Performance Fortran exposed high level array layout
transformations in the programming interface. The CM-2 is of particular interest[12]; specifically
geometrical domain decomposition was performed over more virtual nodes than there were phys-
ical nodes. The mapping of array indices to virtual nodes was controlled at compile time through
layout directives (a cmfortran language extension). We aim to apply similar techniques in modern
C++.
ISA vRealF vRealD vComplexF vComplexD default layout
SSE 4 2 2 1 1.1.1.2
AVX 8 4 4 2 1.1.2.2
AVX512 16 8 8 4 1.2.2.2
Table 2: Vector lengths for different data types used by Grid under different compile targets, and the
corresponding default virtual node over decomposition (in x,y,z,t order) for single precision complex fields.
Some aspects of the above idea may be reused. By over-decomposing the geometrical subdi-
vision of a Cartesian array problem into smaller problems than suggested by the MPI task count (in
this case by a factor of four) a layout transformation can be generated that allows us to obtain 100%
SIMD efficiency [5, 7], Figure 2. Grid overdecomposes any given cartesian grid over virtual nodes,
appropriate to filling the SIMD vector lengths, as shown in Table 2. As with QDP++, distributed
arrays are held in Lattice container classes whose internal layout is hidden from higher level code.
This abstraction of layout is essential as it enables us to transform the layout in an architecture
dependent and optimal way.
• Multiple Grid objects may be active, each loosely corresponding to the single Layout names-
pace in QDP++. When a field is constructed, a Grid object must be passed.
• Grid objects can be of any dimension, and contain the information of decomposition across
MPI tasks, OpenMP thread counts, and SIMD lanes.
• Four dimensional and five dimensional Grids, multiple levels of coarse and fine Grids, and
single checkerboard Grids may be active concurrently in the programme.
• conformable array operations between fields on the same grid proceed data parallel with good
SIMD efficiency. Array slicing is not supported but there are a limited set of grid transferral
operations appropriate to a modern, multi-grid aware QCD code.
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Overdecomposed physical node
SIMD vector
Virtual nodes
Figure 2: A key idea is to overdecompose and then interleave elements from different virtual nodes in
adjacent SIMD lanes. After transformation it is simple to generate code such that one node performs the
work on N = 4 virtual nodes, each with a correspondingly reduced local volume.
2.3 Cshifting implementation
Circular shift of Grid lattice containers by an arbitrarily large distance in any dimension is
supported. For example, the following code performs a data parallel multiplication a distributed
fields B and C together and takes the y-derivative of C, with work being decomposed across MPI
ranks, OpenMP threads and SIMD lanes automatically.
LatticeColourMatrix A(Grid), B(Grid), C(Grid), dC_dy(Grid);
int Ydim = 1;
A = B*C;
dC_dy = 0.5*( Cshift(C,Ydim,+1) - Cshift(C,Ydim,-1) );
While, the SIMD efficiency of site local operations is clear in our scheme, for site non-local
operations such as a finite difference operator this is also true but less clear. The symmetry of a
cartesian mesh means that the neighbours of any element of one virtual node also align with the
neighbours of corresponding elements of other virtual. The code for processing N-virtual nodes
therefore looks identical to that for processing a single scalar node but the datum is simply N-fold
larger. For stencil connections that cross boundaries between sub-cells a permutation, is addi-
tionally required since for example a blue element of the result vector may need to reference a
red neighbour and vice versa, see Figure 3. These non-arithmetic steps are both efficient SIMD
operations, and are suppressed by the surface to volume ratio.
(A,B,C ,D)︸ ︷︷ ︸
virtual subnode
(E , F ,G ,H)︸ ︷︷ ︸
virtual subnode
→ (AE ,BF ,CG ,DH)︸ ︷︷ ︸
Packed SIMD
→ (BF , CG ,DH,AE)︸ ︷︷ ︸
cshift bulk
↓
(BF , CG ,DH, EA)︸ ︷︷ ︸
permute face
→ (B,C ,D,E)︸ ︷︷ ︸
virtual subnode
(F ,G ,H,A)︸ ︷︷ ︸
virtual subnode
Figure 3: Permutation, and all SIMD lane crossing overhead, is suppressed by the surface to volume ratio
in our interleaved virtual node scheme; we illustrate here a one-dimensional example of a cshift operation.
Only the interior three steps are performed in grid since this is the native, internal data layout – the exterior
diagrammatic representation as unpacked into virtual nodes is illustrative only.
2.4 Stencil support
A Cshift closes an expression template, to avoid complex implicit book keeping in expressions
such as a cshift of a cshift. It is wise to make it easy to implement high performance routines for
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PDE matrix stencils: we provide a generic stencil assistance. Our quoted performance figures are
from codes are implemented using this strategy. We give below the example of a a coarse grid
operator used in an adaptive multigrid QCD inverter.
The geometrical structure in grid dimensions is specified with no reference to the type of field
being operated on. It could equally be a complex scalar field, or a rich spinor from the perspective
of the Stencil class which is concerned only with the finite difference geometry. They details
of the field types are passed into the HaloExchange method as a template, and the data motion
is performed by Halo exchange for whatever type is exchanged. A Compressor functor is used,
which may change precision (or spin project) communicated fields, and once the halo exchange is
complete a node has only local computation to perform. The local computation is performed by the
PDE kernel writer, with indexing and permutation performed as advised by the Stencil geometry
object. Streaming stores are used in the final write to memory. This code captures the rather longer
but similar idioms used in our Wilson Kernel implementation.
2.5 Tensor type structures & automating layout transformation
We make use of C++11 features to reduce the volume of code and increase the flexibility
compared to QDP++. We implement internal template classes representing Scalar, Vector or Matrix
of anything.
template<class vtype> class iScalar
{
vtype _internal;
};
template<class vtype,int N> class iVector
{
vtype _internal[N];
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};
template<class vtype,int N> class iMatrix
{
vtype _internal[N][N];
};
The type templating is useful in several ways:
1. Passing scalar objects such as RealF, RealD, complexF or ComplexD produces the normal
scalar objects one would naturally define.
2. We can pass in the types vRealF, vRealD, vComplexF, or vComplexD. All our mathematical
data structures and functions that operate on them reorganise to adopt a the number of virtual
nodes per physical node that is consistent with the architectures vector width. Further the
code for data parallel arrays is the same code as our scalar implementation. Modern C++
should indeed be be viewed as primarily a system for strictly minimising the number of
independent places the same functionality need be implemented.
3. The Scalar, Vector and Matrix types may be passed as template parameters to each other,
building up arbitrary tensors. For example,
Vector<Vector<Vector<RealF,Ncolour>, Nspin >, Nflavour >
could represent a flavoured Fermion field in a G-parity simulation.
In particular the basic library does not fix the number of indices in the tensor product structure of
our types. The key element is to teach the system how to apply the multiplication table for any
tensor product combination of scalar, vectors and matrices.
Here, for example, the QDP++ approach based on C++ ’98 made use of the now discontin-
ued PETE expression template engine to enumerate all possible cases in O(60k)lines of machine
generated code. With the introduction of auto variables, and the recognition of the decltype of an
expression we can do rather better, and recursively infer the return type for arithmetic operators on
n-deep nested tensor objects from
1. the return type of the same operation on the n−1 index nested object
2. the multiplication rules for scalar/vector/matrix on the n-th index
L op R → ret L op R → ret L op R → ret
S × S →S S × V → V S × M →M
V × S → V V × V → S V × M → V
M × S →M M × V → V M × M →M
Table 3: Elemental rules are implemented for our scalar matrix and vector classes. We may use these and
modern C++11 syntax to infer the rules for composite types in arbitrary tensor combinations. For clarity, if
there were five index types in composition the C++ 98 approach would require the 95 cases to be enumerated
in inline functions in header files and this is a combinatorially large saving in code volume.
We must then only build up the elemental multiplication table, Table 3 and similar tables for ad-
dition, subtraction etc. An example of the syntax is given below, and it is worth noting the im-
plemetation using mult and mac routines both enables the use of fused multiply add sequences,
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passes pointers protected by the restrict key word for performance, and passes a return pointer to
eliminate object copyback.
template<class l,class r,int N> inline
auto operator * (const iMatrix<l,N>& lhs,const iVector<r,N>& rhs)
-> iVector<decltype(lhs._internal[0][0]*rhs._internal[0]),N>
{
typedef decltype(lhs._internal[0][0]*rhs._internal[0]) ret_t;
iVector<ret_t,N> ret;
for(int c1=0;c1<N;c1++){
mult(&ret._internal[c1],&lhs._internal[c1][0],&rhs._internal[0]);
for(int c2=1;c2<N;c2++){
mac(&ret._internal[c1],&lhs._internal[c1][c2],&rhs._internal[c2]);
}
}
return ret;
}
2.6 Expression template engine
The Grid library consistently instantiates the tensor classes with SIMD types when dealing
with cartesian coordinate dependent fields, and scalar types for site scalars. The data parallel fields
are wrapped in opaque Lattice container classes so that the programmer will mainly deal with
high-level data parallel constructs.
It is common to implement expression template engines, to enable the cache friendly fusion
of operations in a single site (vector) loop, to avoid therepeated application of long vector binary
operations in compound expressions [11]. The technique was introduce to the Lattice QCD domain
by QDP++[6]. Using new elements of C++11 syntax we have been able to reduce the implementa-
tion of the Grid lattice expression template engine to under 350 lines of code. For example, binary
expressions of lattice container objects can infer their return type from the corresponding expres-
sion assembled from the objects contained within the container class and the many cases do not
need to be enumerated, giving several orders of magnitude reduction in code.
The closure of all lattice object expresion templates includes an OpenMP threaded pragma
so that threading is automatic. It is intended that in future OpenMP 4.0 offload pragmas will be
made an option and a model where all parallel array statements are processed on the accelerator,
while scalar operations are processed on the host will be followed. This is notably similar to the
connection machine approach.
2.7 Object serialisation and liberation from XML
We have implemented a variadic macro based system that will automatically generate calling
code for a set of virtual reader and write classes for parameter classes, as part of the class definition.
This removes duplicative the chore of generating XML (and other format) I/O code for many
parameter classes, and provides access to multiple file representations due to the virtualisation of
the scheme. We use the PugiXML library which is both small enough (single file) and licensed to
be included along with the source code and this avoids dependency on an external library for XML
parsing, with a minimal coupling of the code to any particular file format. As an example,
10
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class myclass {
public:
GRID_DECL_CLASS_MEMBERS(myclass,
int, x,
double, y,
bool , b,
std::string, name,
std::vector<double>, array);
};
both declares a serialisable class, and generates flexible serialisation code. The macro is imple-
mented in lib/serialisation. This is not disimilar to an approach introduced in the BOOST Hana[13]
library2, but our scheme is more general and avoids dependency on a library.
3. Performance
We have made claims that our code system removes a large amount of C++ sophistication to
inline SIMD intrinsic functions and deliver better than fortran performance. These claims must
now be substantiated! First we analyse a simple kernel forming the product of fields of complex
SU(3) matrices. The benchmarked code is
LatticeColourMatrix z(&Grid);
LatticeColourMatrix x(&Grid);
LatticeColourMatrix y(&Grid);
z=x*y;
The Grid is varied to map the single precision performance as a function of memory foot-
print in Figure 4 on a single core of an Intel Core i7-3615QM 2.3GHz CPU using the Clang v3.5
compiler. This represents 65% of peak performance (2×2.3×256/32 = 36.8GF peak) when data
is resident in L2 cache. When data is not present in L2 cache the STREAM bandwidth is slightly
exceeded by Grid. We compare to the QDP++ implementation using g++ v4.9, and no SSE ker-
nels enabled so that the performance of template type systems are being compared. QDP++ is
around 5.5 times slower on the same chip for the same operation. QDP++ did not compile with the
Clang compiler and did not particularly benefit from the cache since it was not saturating memory
bandwidth.
Figure 4 also displays the performance of Wilson and Domain Wall fermion operators on a
quad core Ivybridge. The peak is 147GF = 36.8×4 and of this around 40% was achieved by Grid
code. Note that imbalanced multiples and adds make the maximum achievable 78%.
Figure 5 compares the Crystalwell variant of Haswell contains a 128MB on package eDram
L4 cache to Ivybridge. However, to compare the effect of changing only memory performance, we
used only AVX-1 so that the maximum possible performance of the Haswell system was therefore
actually slightly lower than the Ivybridge. However the benefit of high speed memory integration
is then clear. An AVX-2 compile target is also available in Grid and does make use of the multiply
add instructions where possible. The purpose of this figure is to rather demonstrate the effect of
2we thank Robert Mawhinney for pointing the Hana implementation out to us, which we read, and ultimately
adopted our own independent implementation.
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Figure 5: We compare the SU(3)×SU(3) performance (Gflop/s) versus footprint (bytes) under AVX-1
instructions of a slightly slower clocked quad-core Haswell (Crystalwell) to a quad-core Ivybridge. The
effect of 128MB integrated on-package eDRAM cache is clearly visible.
on-package high bandwidth memory while keeping the available peak performance roughly fixed,
and anticipate the change in performance profile we might expect to see from the Knights Landing
chip which will introduce up to 16GB of very high bandwidth 3D memory on package.
Figure 6 demonstrates good performance under both later versions of GCC, and ICC proving
that the performance, although varying a little from compiler to compiler is portably strong es-
pecially when Nc loops are hand unrolled. We compare different generations of Intel and AMD
architectures in Table 4
4. Status, conclusions and outlook
Grid is a new and growing physics system and is not yet mature. The code remains for now a
work in progress, and the development is being performed on a public repository:
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Figure 6: Left panel: comparison of the code generation quality for domain wall dslash of different
compilers. A fixed Nc = 3 version involves hand unrolled using the Grid SIMD data types, while Nc loops
variants work for any Nc but are rather slower for the Intel V16.0 icpc compiler. The Clang++ compiler
performs reasonably even without unrolling. Right panel: The corresponding plot using g++ v4.9 on a
24 core Archer XC30 node. Cache reuse is greater for Domain Wall fermions than for Wilson Fermions
since the gauge field is reused Ls times, while the input vector in the stencil operation is reused 8 times.
Performance counters suggest the Domain Wall code is very much cache bound and the main memory
transfers are roughly 1/8th of the lowest level of cache accesses as expected.
Architecture Cores GF/s
Cori-Phase1/Haswell 32 599
Archer/Ivybridge 24 270
BlueWaters/Interlagos 32 (16) 80
Babbage/Knights Corner 60 270
Table 4: Single node benchmark performance of the Ls replicated Wilson dslash routine in single precision
on a sample of current node architectures, applied to an 84×8 volume on a single (multi-core) node. We do
not factor communication in because presently the effort is focused on code generation quality. The AMD
Interlagos chip has 16 256 bit FPU’s shared among 32 Integer cores making for the core count “ambiguous”.
The Haswell, and Archer systems were dual socket Xeon based, while BlueWaters has a four socket node.
A single socket is used for Knights Corner and we make use of a 164×16 volume since there are so many
cores, and this clearly makes the comparison indirect in this case.
www.github.com/paboyle/Grid
Our ultimate focus is to enable the next generation of 5D chiral fermion simulations on the
largest systems in the world from 2016-2020 with outstanding performance. Development is rapid,
however and there is already much of the key functionality in place. Initial performance figures are
very encouraging for a future proof, performance portable, and maintainable code base.
In this paper we have exposed a number of the key programming strategies developed, which
we hope reduce the pain of developing optimised code in future. Significant levels of functionality
have already been implemented and we list these below. The development is rapid, facilitated by
the high level programming environment.
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Algorithms:
• Conjugate gradient
• Conjugate Residual (MCR, GCR)
• Multi-grid pCG, pGCR
• HMC, RHMC
• Nested integrators
(Leapfrog, minimum norm, Force Gradient)
• Quenched heatbath
Actions:
• Wilson Gauge Action
• Wilson Fermion Action
• Five dimensional chiral fermions
• Periodic boundary conditions
• G-parity boundary conditions
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